Ordering number : EN4341A

Thick-Film Hybrid IC

STK401-020

AF Power Amplifier (Split Power Supply) (15 W + 15 W min, THD = 0.4%)

Overview

Now, thick-film audio power amplifier ICs are available with pin-compatibility to permit a single PCB to be designed and amplifier output capacity changed simply by installing a hybrid IC. This new series was developed with this kind of pin-compatibility to ensure integration between systems everywhere. With this new series of IC, even changes from 3-channel amplifier to 2-channel amplifiers is possible using the same PCB. In addition, this new series of ICs has a 6/3Ω drive in order to support the low impedance of modern speakers.

Features

- Pin-compatible
  STK400-000 series (3-channel/single package)
  ↓
  STK401-000 series (2-channel/single package)
- Output load impedance RL=6Ω/3Ω supported
- New pin arrangement
  To simplify input/output pattern layout and minimize the effects of pattern layout on operational characteristics, pin assignments are grouped into blocks consisting of input, output and power systems.
- Few external circuits
  Compared to those series used until now, boot-strap capacitors and boot-strap resistors for external circuits can be greatly reduced.

Package Dimensions

unit: mm

4134

[STK401-020]



Specifications

Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V_{CC} max		±29	V
Thermal resistance	θj-c	Per power transistor	2.1	°C/W
Junction temperature	Tj		150	°C
Operating substrate temperature	Tc		125	°C
Storage temperature range	Tstg		–30 to +125	°C
Permissible load short time	t_s	V_{CC} = ±20 V, R_L = 6 Ω, f = 50 Hz, P_o = 15 W	1	s

Operating Characteristics at Ta = 25°C, R_L = 6 Ω, Rg = 600 Ω, VG = 40dB, R_L (non-inductive)

Parameter	Symbol	Conditions	min	typ	max	Unit
Quiescent current	I_{CCO}	V_{CC} ± 24 V	20	60	100	mA
Output power	Po (1)	V_{CC} ± 20 V, f = 20 to 20 kHz, THD = 0.4%	15	20		W
	Po (2)	V_{CC} ± 16 V, f = 1 kHz, THD = 1.0%, R_L = 3 Ω	15	20		W
Total harmonic distortion	THD (1)	V_{CC} ± 20 V, f = 20 to 20 kHz, P_O= 1.0 W			0.4	%
	THD (2)	V_{CC} ± 20 V, f = 1 kHz, P_O= 5.0 W		0.02		%
Frequency response	f_L, f_H	V_{CC} ± 20 V, P_O= 1.0 W, $^{+0}_{-3}$dB		20 to 50 k		Hz
Input impedance	r_i	V_{CC} ± 20 V, f = 1 kHz, P_O= 1.0 W		55		kΩ
Output noise voltage	V_{NO}	V_{CC} ± 24 V, Rg = 10 kΩ			1.2	mVrms
Neutral voltage	V_N	V_{CC} ± 24 V	–70	0	70	mV

Notes

- Use rated power supply for test unless otherwise specified.
- When measuring permissible load short time and output noise voltage use transformer power supply indicated below.
- Output noise voltage is represented by the peak value rms (VTVM) for mean reading. Use an AC stabilized power supply (50 Hz) on the primary side to eliminate the effect of AC flicker noise.

Specified Transformer Power Supply (RP-22 Equivalent)



Unit (resistance: Ω, capacitance: F)

Internal Equivalent Circuit



Pattern Example for PCB used with either 2- or 3-channel Amplifiers.



Copper (Cu) foil surface

With the STK401-000 series, the 6 pin corresponds to the 1 pin with respect to the STK400-000 series.

Sample Application Circuit



Unit (resistance: Ω, capacitance: F)

Description of External Circuits

C1, 11	For input coupling capacitor. Used for DC current blocking. When capacitor reactance with low frequency is increased, the reactance value should be reduced in order to reduce the output noise from the signal resistance dependent 1/f noise. In response to the popping noise which occurs when the system power is turned on, C1 and C11 which determine the decay time constant on the input side are increased while C3 and C13 on the NF side are decreased.
C2, 12	For input filter capacitor. Permits high-region noise reduction by utilizing filter constructed with R1 and R11.
C3, 13	For NF capacitor. This capacitor determines the decline of the cut-off frequency and is calculated according to the following equation. $f_L = \frac{1}{2\pi \times C3\ (13) \times R3\ (13)}$ For the purpose of achieving voltage gains prior to reduction, it is best that C3 and C13 are large. However, because the shock noise which occurs when the system power is turned on tends to increase, values larger than those absolutely necessary should be avoided.
C5, 15	For oscillation prevention capacitor. A Mylar capacitor with temperature and frequency features is recommended.
C6, 7	For oscillation prevention capacitor. To ensure safe IC functioning, the capacitor should be installed as close as possible to the IC power pin to reduce power impedance. An electrolytic capacitor is good.
C8, 9	For decoupling capacitor. Reduces shock noise during power up using decay time constant circuits with R8 and R9 and eliminates components such as ripples crossing over into the input side from the power line.
R1, 11	For input filter applied resistor.
R2, 12	For input bias resistor. The input pin is biased to zero potential. Input impedance is mostly decided with this resistance value.
R3, 13, 4, 14	For resistors to determine voltage gain (VG). We recommend a VG = 40 dB using R3 and R13 = 560Ω and R4 and R14 = 56Ω. VG adjustments are best performed using R3 and R13. When using R4 and R14 for such purposes, R4 and R14 should be set to equal R2 and R12 in order to establish a stable VN balance.
R5, 15	For oscillation prevention resistor.
R6, 16	For oscillation prevention resistor. This resistor's electrical output resides in the signal frequency and is calculated according to the following formula. $P\ R6\ (16) = \left(\frac{V_{CC}\ max/\sqrt{2}}{1/2\pi\ fC5\ (15) + R6\ (16)}\right)^2 \times R6\ (16)$ f = output signal frequency upper limit
R8, 9	For ripple filter applied resistor. PO max, ripple rejection and power-up shock noise are modified according to this value. Set the electrical output of these resistors while keeping in mind the flow of peak current during recharging to C8 and C9 which function as pre-drive TR control resistors during load shorts.
L1, 2	For oscillation prevention coil. Compensates phase dislocation caused by load capacitors and ensures stable oscillation.

Series Configuration

3ch Amp IC Name	Fixed Standard Output	2ch Amp IC Name	Fixed Standard Output	THD [%] f = 20 to 20kHz	Supply voltage [V]			
					V_{CC} max1	V_{CC} max2	V_{CC}1	V_{CC}2
STK400-010	10W X 3	STK401-010	10W X 2	0.4	±29.0	±27	±18	±14
STK400-020	15W X 3	STK401-020	15W X 2		±30.5	±29	±20	±16
STK400-030	20W X 3	STK401-030	20W X 2		±34.5	±34	±23	±19
STK400-040	25W X 3	STK401-040	25W X 2		±40.0	±36	±25	±21
STK400-050	30W X 3	STK401-050	30W X 2		±42.0	±39	±26	±22
STK400-060	35W X 3	STK401-060	35W X 2		±45.0	±41	±28	±23
STK400-070	40W X 3	STK401-070	40W X 2		±48.0	±44	±30	±24
STK400-080	45W X 3	STK401-080	45W X 2		±50.0	±45	±31	±25
STK400-090	50W X 3	STK401-090	50W X 2		±52.5	±47	±32	±26
STK400-100	60W X 3	STK401-100	60W X 2		±55.0	±51	±35	±27
STK400-110	70W X 3	STK401-110	70W X 2		±56.0	—	±38	—
—	—	STK401-120	80W X 2		±61.0	—	±42	—
—	—	STK401-130	100W X 2		±65.0	—	±45	—
—	—	STK401-140	120W X 2		±74.0	—	±51	—

V_{CC} max1 $R_L = 6\Omega$
V_{CC} max2 $R_L = 6\Omega$ to 3Ω
V_{CC}1 $R_L = 6\Omega$
V_{CC}2 $R_L = 3\Omega$

Example of Set Design for Common PCB



External Circuit Diagram



Heat Radiation Design Considerations

The radiator thermal resistance θc-a required for total substrate power dissipation Pd in the STK401-020 is determined as:

Condition 1: IC substrate temperature Tc not to exceed 125°C.

$$Pd \times \theta c\text{-}a + Ta < 125°C \quad \cdots\cdots (1)$$

where Ta is set assured ambient temperature.

Condition 2: Power transistor junction temperature Tj not to exceed 150°C.

$$Pd \times \theta c\text{-}a + Pd/N \times \theta j\text{-}c + Ta < 150°C \quad \cdots\cdots (2)$$

where N is the number of power transistors and θj-c is the thermal resistance per power transistor chip. However, power transistor power consumption is Pd equally divided by N units.

Expressions (1) and (2) can be rewritten based on θc-a to yield:

$$\theta c\text{-}a < (125 - Ta)/Pd \quad \cdots\cdots (1)'$$

$$\theta c\text{-}a < (150 - Ta)/Pd - \theta j\text{-}c/N \quad \cdots\cdots (2)'$$

The required radiator thermal resistance will satisfy both of these expressions.

From expressions (1)' and (2)', the required radiator thermal resistance can be determined once the following specifications are known:

- Supply voltage V_{CC}
- Load resistance R_L
- Assured ambient temperature Ta

The total substrate power consumption when STK401-020 V_{CC} is ±20 V and R_L is 6 Ω, for a continuous sine wave signal, is a maximum of 27.5W (Fig. 1). In general, when this sort of continuous signal is used for estimation of power consumption, the Pd used is 1/10th of P_O max (slight variation depending on safety standard).

Pd=15.7W (1/10 P_O max=during 1.5W)

The STK401-020 has four power transistors, so the thermal resistance per transistor θj-c is 2.1°C / W. With an assured ambient temperature Ta of 50°C, the required radiator thermal resistance θc-a would be:

From expression (1)' θc-a <(125–50)/15.7
<4.78
From expression (2)' θc-a <(150–50)/15.7–2.1/4
<5.84

To satisfy both, 4.78°C/W is the required radiator thermal resistance.

Figure 2 illustrates Pd - P_O when the V_{CC} of STK401-020 is ±16V and R_L is functioning at 3Ω.

Pd = 17.6W (1/10 P_O max = during 1.5W)
From expression (1)' θc-a <(125–50)/17.6
<4.26
From expression (2)' θc-a <(150-50)/17.6–2.1/4
<5.16

To satisfy both, 4.26°C / W is the required radiator thermal resistance. This design example is based on a fixed voltage supply, and will require verification within your specific set environment.

Figure 1



Figure 2




PO – Vin
VG=40dB
f=1kHz
Rg=600Ω
RL=3Ω, VCC=±16V
6Ω, ±20V
Output power, PO – W
Input voltage, Vin – mVrms


PO – f
TC=25°C
VG=40dB
Rg=600Ω
RL=3Ω, VCC=±16V, THD=1%
6Ω, ±20V, 0.4%
Output power, PO – W
Frequency, f – Hz


PO – VCC
TC=25°C
f=1kHz
VG=40dB
Rg=600Ω
RL=3Ω, THD=1%
6Ω, 0.4%
Output power, PO – W
Supply voltage, VCC – V


VG – f
TC=25°C
VCC=±20V
RL=6Ω
Rg=600Ω
PO=1W
Open loop gain, VG – dB
Frequency, f – Hz


VG – f
TC=25°C
VG=40dB
Rg=600Ω
PO=1W
RL=6Ω, VCC=±20V
3Ω, ±16V
Closed loop gain, VG – dB
Frequency, f – Hz


ICCO, VN – TC
VCC=±24V
RL=∞
VG=40dB
Rg=10kΩ
VN
ICCO
Quiescent current, ICCO – mA
Neutral voltage, VN – mV
Substrate temperature, TC – °C


ICCO, VN – VCC
TC=25°C
RL=∞
VG=40dB
Rg=10kΩ
VN
ICCO
Quiescent current, ICCO – mA
Neutral voltage, VN – mV